


Pipelined MIPS Datapath with Control Signals



Five instruction sequence to be processed by pipeline:

			op [31:26]	rs [25:21]	rt [20:16]	rd [15:10]	funct [5:0]	immed [15:0]
100:	lw	r10, 9(r1)	35	01	10	n/a	n/a	9
104:	sub	r11, r2, r3	00	02	03	11	34	n/a
108:	and	r12, r4, r5	00	04	05	12	36	n/a
112:	or	r3, r6, r7	00	06	07	03	37	n/a
116:	add	r14, r8, r9	00	08	09	14	32	n/a


Control decoding for each of these instructions:



	ExtOp	RegDst	AluSelB	AluCtrl	MemRd	MemWr	BrCtrl	AluOrMem	RegLd
lw	1	0	1	00	1	0	0x	1	1
sub	x	1	0	10	0	0	0x	0	1
and	x	1	0	10	0	0	0x	0	1
or	x	1	0	10	0	0	0x	0	1
add	x	1	0	10	0	0	0x	0	1


(N.B., ALU control for all R-type instructions is generated by the funct field, and AluCtrl in this case serves to allow local decoding of this field). Assume that, initially, r1 = 391, r2 = 14, r3 = 7, r4 = 16, r5 = 31, r6 = 100, r7 = 3, r8 = 10, and r9 = 20. Memory location 400 is assumed to contain the value 20.


100: lw r10, 9(r1)


Instr. Fetch




















Important points about the pipeline operation:

- 1 Although the pipeline allows one instruction to complete in every clock cycle (when operating at maximum efficiency), each individual instruction still takes five clock cycles to complete.
- 2 It takes four clock cycles before the pipeline is operating at maximum efficiency (startup time).
- 3 Register writeback data and controls (RegLd, Waddr and Wdata) are provided by the WB stage, not the ID stage. This can be a pitfall because the pipeline diagram shows the register file as being part of the ID stage. Don't forget the feedback.
- 4 Register reads from instruction i happen in parallel with register writes from instruction $i - 3$.
- 5 When a stage is inactive, any lines which control memory or register accesses are deasserted (in active high logic, set to 0).
- 6 Notice that the sequencing of the pipeline is controlled by the instruction currently in the MEM stage of execution, i.e., the decision about whether to sequence or branch is made by the instruction which entered the pipeline three cycles ago.